This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

58-25265

Feb. 15, 1983

L6: 1 of 1

MANUFACTURE OF MOSFET

INVENTOR: KENJI IMAI ASSIGNEE: SANYO DENKI KK

APPL NO: 56-123799

DATE FILED: Aug. 6, 1981 PATENT ABSTRACTS OF JAPAN

ABS GRP NO: E173

ABS VOL NO: Vol. 7, No. 103 -

ABS PUB DATE: May 6, 1983

INT-CL: HOIL 29/78; //HOIL 21/316; HOIL 29/62.

Į ..

ABSTRACT:

PURPOSE: To improve the characteristic of MOSFET by making a source and a drain by using as a mask a poly-Si gate electrode provided on a P type Si substrate through the intermediary of a gate insulated film, by applying high-pressure low-temperature oxidation processing thereto, by exposing poly-Si selectively, and by applying a large amount of doping thereto.

CONSTITUTION: A poly-Si gate electrode 3 is prepared on a P type Si substrate 1 through the intermediary of a gate oxide film 2, and an N type soource 4 and an N type drain 5 are prepared by P diffusion with the electrode 3 as a mask. When they are oxidized subsequently in an atmosphere of high pressure and low temerature, an oxide film 6 on the poly-Si electrode 3 is made thinner than an oxide film 7 on the Si substrate. Next, the poly-Si oxide film 6 is removed selectively and P diffusion is conducted under the condition that the oxide film 7 of the substrate remains. Thereby only the poly-Si 3 is doped much and made to be of low resistance. This constitution enables lowering of a resistance value of the gate electrode of MOSFET wherein the depth of junction of the source and drain and the thickness of the gate oxide film are small, and thus the characteristic thereof can be improved.

- 19 日本国特許庁 (JP)

且特許出頭公開

12 公開特許公報(A)

昭58-25265

\$\int. Cl.\frac{1}{29:78} H 01 L 29:78 H 01 L 21:316 既別記号

庁内登理番号 7377-5ぞ 7739-5F 部公開 昭和58年(1983)2月15日

発明の数 1 審査請求 米請求

(全 2 頁)

SMOSFETの製造方法

29,62

EG 8756—123799

31特 23出

重 野(56(1981)8月6日

立是 明 者 今井憲次

守口市京阪本通2丁目18番地三 洋電機株式会社内

沙出 草 人 三洋電視株式会社

一年口市京阪本通2丁目18番地

. 73代 理 人 弁理士 佐野静夫

t) 4 **6**

- 1. 列明の名称 NCS 127の製造方法
- 1. 特許技术の製造

3、 网络四种四位码的

本発明はまりま アミミの重点方法に関し、の に矛詰品シリコンをアート電話としたセルフアラ イン旅を応用した方法を残失するものである。

表記のよりましままりの数テャンネル化に行い、 ソース、アレインの数合品は扱く、またゲートで 化価も悪くする必要がある。

棒合理を取くしようなする結果、発 乗の Fz Gs のプレテはリション住でソース、アレインモモル ファラインすると、ゲート電圧を考慮する多額品 ッリコソへの導入不典物が不足してゲート電馬の 表表似が高い 足上となり、 アミマとして皮膚 出来 ない。またイオン狂入法に使ってソース。アンイ ンを形式する場合は、その住入及にゲート間化賞 モマスタとして マェºҕ モプレデオジション缶を思 いて多遺基ツリコンの抵抗艦を下げる事は可穏で あるが、ゲート電化器が薄く設定されているので Pg Og の拡散マスタとしての気電を果さなくなる。 本発明はこのような問題点と思うて為されたも のであって、久下に西面を参照しつつ伊盗する。 15 1 四は一章電磁中導体系型、例えば?型の 5 リコン三氏(1)上にゲート 配化物(3)を介して多数品 シリコンコウはるゲート世紀のを設けた状態を示

している。

なにくのゲート電車[3]を3型不減機の製象に対するフスクとして3型の不成物、対えば126。をプレアボジン。2座等を用いて拡散して3型のグース、ドレイン[4](5]を形成するな(第2面)。

引き続いてくの第2回に示す状態の高級を高生 を思芽感気中で硬化し、多数品ンチョンから収る ゲート電極(3) 並びにソース、ドレイン(4)(3) 養産を 他化する。この高圧低機能化に使ると、多数品レ チョン受感に収及する他化表の部分が増進し、 前者の方が受容より無い。 具体例を挙げて監明すると、750ででもレー2、 ステーム機化を40 分別無すと、多5回に示す回く、多数品シチョン、 (3) 受面には約14004 の多能品配化属(6)が、 セにソース、ドレイン(4)(5) 長裔には約25004 の系収数化属(7)が天々収及する。

次と通常のまますエッテング法で多級品数で裏 (6) をびに基本数化気(5)をエッテングするのである で、このでトナンで工作にご言てまる品質に知识

9644.

▲ 現最の象単な最初


第1四方至84両は本発明技を工意域を示した 新田間であって、(1)は基底、12はゲート機化器。 (3)はゲート電馬、(4)(3)はソース、ドレイン。(4)は 多数品数化物、12)は其根数化物、そ次を示している。


> 出版人 三甲醛用金叉鱼类(SE) 作品人 分图士 医 日 日 大海川


MMS\$8- 25265(2)


が始去された場点で終了する必要がある。 この 8 ヨアエッテング氏の場合、手腕品像化質(6)のエッ テングレートも基礎を化版(7)のそれも向じである ので、比較的展示の薄い手筋品機化質(6)が除去された時点でも悪理象化板(7)はある値に示す如く 1000 A 環度量がしている。 1000 A 程 度の度みの数化板は通常一般に行われている 210 g のアレデボリン。ン弦に成るを放に対する過級別 見を置しているので、ぎょ四の状態の悪症(1)にアス 0g のアレデボリシ。 ン法に彼る拡放を行うと多 始品シチョンD 5 変 る ゲート電話(かにのみ多量の 番が拡散され、旋電器(3)の低気値を下げる事が出 まる。

本発列なび上の証例から 36か 2 かく、 高圧を 速度化での多容量 シリコンと単数 4 シリコンとの 敏に等の成長速度の違いを用いてゲート 数値にの み不成物を拡致しているので、ソース、ドレイン の役合度を必合く、ゲート数化性の序みの違い 8 ロミニアミナのゲート数種の低収益を下げる事が 出た、毎年時く再にたまのミニアミナの質点の可









(Translation) '

(19) Japan Patent Office (JP) (11) Fatent Application Release

12 PUBLIC PATENT REPORT (A) Sho.58[1983]-25265

(43) Released: 2/15/83

(51) Int. Cl.' H 01 L 29/78 H 01 L 21/316 29/62 ID symbol Agency Control No. 7377-5F

7739-5F

Examination request: Not yet requested Items in request: 1 (Total 2 pages)

(54) Method of manufacturing MOS FET

(21) Patent application: Sho.56(1981)-123799

(22) Applied for: 8/6/1981

(72) Inventor: Kenji Imai

c/o Sanyo Electric Co., Ltd.
#18 Keihan Hondori 2-chome
Moriguchi-shi, Osaka [Japan]

(71) Applicant: Sanyo Electric Co., Ltd.

#18 Keihan Hondori 2-chome Moriguchi-shi, Osaka [Japan]

(74) Agent: Shizuo Sano, Patent attorney

Specifications

- 1. Name of Invention: Method of MOS FET manufacture
- 2. Scope of Patent Application:
- 1) A method of manufacturing a MOS FET characterized by forming a gate electrode made of polycrystalline silicon through the intermediation of gate insulating film on the surface of a conductive type semiconductor substrate, introducing impurities of the inverse conductive type on the above substrate with this gate electrode as a mask, installing source and drain areas, and next, in a high-pressure low-temperature oxidizing atmosphere, oxidizing the above source and drain and the polycrystalline silicon that forms the gate electrode, and forming both a relatively thin polycrystalline silicon oxidized film on the polycrystalline silicon and a relatively thick oxidized substrate

film on the source and drain surfaces, proceeding to remove the polycrystalline oxide film under conditions whereby the substrate's oxidized film is left on, exposing the polycrystalline silicon, and finally doping this exposed polycrystalline silicon surface with a large amount of impurity to lower its resistance values as a gate electrode.

3. Detailed explanation of invention

This invention is one bearing on a method for MOS FET manufacture and particularly one providing a method for applying the self-aligning method, making polycrystalline silicon the gate electrode.

With the short-channeling of recent MOS-FETs, there is a need to make the source and drain contact surfaces shallow and also to make the gate oxide film thin.

A result of trying to make the contact surfaces shallow, when one has the source and drain self-align by the usual P_2O_5 predeposition method, the impurity introduced into the polycrystalline silicon forming the gate electrode is insufficient and the gate electrode's resistance values stay high and it cannot be used as a FET. Also, in making the source and drain using ion injection it is possible to reduce the polycrystalline silicon's resistance values by using the P_2O_5 predeposition method with the oxidized gate film as a mask after that injection; and yet since the gate oxide film is made thin, the function of the P_2O_5 as a diffusion mask will not be fulfilled.

This invention has been devised with such problem points in mind, and will be carefully described in relation to the figures.

Figure 1 shows the situation wherein gate electrode 3 made of polycrystalline silicon has been installed on a conductive type semiconductor substrate, for example, P-type silicon substrate 1 intermediated by gate oxidized electrode 2.

Next, in Figure 2, we form N-type source 4 and drain 5 by diffusing such an N-type impurity as P₂O₅ by the predeposition method with this as a mask for the N-type impurity diffusion on this gate electrode 3.

Going on, we do oxidation on the substrate under the conditions shown in Figure 2 in a high-pressure low-temperature atmosphere, and oxidize gate electrode 3 made of polycrystalline silicon, as well as gate electrode 3 and the source 4 and drain 5 surfaces. By doing this high-pressure low-temperature oxidation, the thickness of the oxide film deposited on the polycrystalline silicon surface differs from the thickness of the oxide film formed on the monocrystalline silicon surface. The former is thinner than the latter.

To explain a specific case, when we do steam oxidation at 750°C and 6kg/cm² for 40 minutes, polycrystalline oxide film 6 of about 1400Å is deposited on the surface of polycrystalline silicon 3, and substrate oxide film 7 of about 2500Å is deposited on the surfaces of source 4 and drain 5, as shown in Figure 3.

Next is the etching of polycrystalline oxide film 6 and substrate oxide film 7 by ordinary BHF etching. This etching process is important and must be concluded by the time that polycrystalline oxide film 6 has been removed. With this BHF etching method, because the etching rates for polycrystalline oxide film 5 and for substrate oxide film 7 are the same, substrate oxide film 7 of some 1000Å remains, as in Figure 4, even after relatively thin polycrystalline oxide film 6 is removed.

The oxide film of some 1000Å thickness has a [illegible] effect on the diffusion by P_2O_5 predeposition ordinarily and generally done, so that when predeposition-method diffusion is done on substrate 1 under the conditions of Figure 4, a large amount of phosphorus is diffused only on gate electrode 3 which is made of polycrystalline silicon, and the resistance values of the said electrode 3 can be reduced.

As is clear from the above explanation, because this invention diffuses the impurity only on the gate electrode, using the difference in deposition speed of the oxide films on the monocrystalline silicon and polycrystalline silicon in high-pressure /low temperature oxidation, the contact depth of the source and drain is shallow, and the resistance values of the MOS FET gate electrode with its thin gate oxide film can be reduced, making possible the manufacture of a specially fine MOS FET.

4. Simple explanation of figures

Figures 1 to 4 are cross-sectional diagrams showing the method of this invention by its processing sequences.

1	substrate	4, 5 source, drain	_
	gate oxide film	6 polycrystalline oxide fi	.lm
	gate electrode	7 substrate oxide film	

Applicant: Sanyo Electric Co., Ltd.

Agent: Shizuo Sano, Patent attorney